Powering a power supply integrated circuit with sense current

ABSTRACT

A power control system and method senses input and/or output voltages of a power supply using sense currents in order for an integrated circuit (IC) switch state controller to generate a control signal to control a switch of the power control system. By sensing sense currents, the power control system can eliminate at least one sense resistor used in a voltage sense system. The sense current(s) can be used to provide power and sensing to the switch state controller. In at least one embodiment, the sense current(s) provide power to the switch state controller when auxiliary IC power is unavailable or diminished, such as during start-up of the IC. In at least one embodiment, the IC draws more sense current from an input of the power control system than the output of the power control system to, for example, minimize impact on the output voltage of the power supply.

CROSS REFERENCE TO RELATED APPLICATIONS

This application claims the benefit under 35 U.S.C. § 119(e) and 37 C.F.R. § 1.78 of U.S. Provisional Application No. 61/024,584, filed Jan. 30, 2008 and entitled “Powering a Power Supply Integrated Circuit With Sense Current.” U.S. Provisional Application No. 61/024,584 includes exemplary systems and methods and is incorporated by reference in its entirety.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates in general to the field of signal processing, and, more specifically, to a power control system that includes a system and method for powering a power supply integrated circuit with sense current.

2. Description of the Related Art

Power control systems often utilize a switching power converter to convert alternating current (AC) voltages to direct current (DC) voltages or DC-to-DC. Switching power converters often include a nonlinear energy transfer process to provide power factor corrected energy to a load. Power control systems provide power factor corrected and regulated output voltages to many devices that utilize a regulated output voltage.

FIG. 1 represents a power control system 100, which includes a switching power converter 102. Voltage source 101 supplies an alternating current (AC) input voltage V_(in)(t) to a full bridge diode rectifier 103. The voltage source 101 is, for example, a public utility, and the AC voltage V_(in)(t) is, for example, a 60 Hz/110 V line voltage in the United States of America or a 50 Hz/220 V line voltage in Europe. The rectifier 103 rectifies the input voltage V_(in)(t) and supplies a rectified, time-varying, line input voltage V_(X)(t) to the switching power converter.

The switching power converter 102 includes power factor correction (PFC) stage 124 and driver stage 126. The PFC stage 124 is controlled by switch 108 and provides power factor correction. The driver stage 126 is also controlled by switch 108 and regulates the transfer of energy from the line input voltage V_(X)(t) through inductor 110 to capacitor 106. The inductor current i_(L) ramps ‘up’ when the switch 108 conducts, i.e. is “ON”. The inductor current i_(L) ramps down when switch 108 is nonconductive, i.e. is “OFF”, and supplies current i_(L) to recharge capacitor 106. The time period during which inductor current i_(L) ramps down is commonly referred to as the “inductor flyback time”. Diode 111 prevents reverse current flow into inductor 110. In at least one embodiment, the switching power converter 102 operates in discontinuous current mode, i.e. the inductor current i_(L) ramp up time plus the inductor flyback time is less than the period of the control signal CS₀, which controls the conductivity of switch 108.

Input current i_(L) is proportionate to the ‘on-time’ of switch 108, and the energy transferred to inductor 110 is proportionate to the ‘on-time’ squared. Thus, the energy transfer process is one embodiment of a nonlinear process. In at least one embodiment, control signal CS₀ is a pulse width modulated signal, and the switch 108 is a field effect transistor (FET), such as an n-channel FET. Control signal CS₀ is a gate voltage of switch 108, and switch 108 conducts when the pulse width of CS₀ is high. Thus, the ‘on-time’ of switch 108 is determined by the pulse width of control signal CS₀. Accordingly, the energy transferred to inductor 110 is proportionate to a square of the pulse width of control signal CS₀.

Capacitor 106 supplies stored energy to load 112. The capacitor 106 is sufficiently large so as to maintain a substantially constant output voltage V_(C)(t), as established by a switch state controller 114 (as discussed in more detail below). The output voltage V_(C)(t) remains substantially constant during constant load conditions. However, as load conditions change, the output voltage V_(C)(t) changes. The switch state controller 114 responds to the changes in V_(C)(t) and adjusts the control signal CS₀ to restore a substantially constant output voltage as quickly as possible. The switch state controller 114 includes a small capacitor 115 to filter any high frequency signals from the line input voltage V_(X)(t).

The switch state controller 114 of power control system 100 controls switch 108 and, thus, controls power factor correction and regulates output power of the switching power converter 102. The goal of power factor correction technology is to make the switching power converter 102 appear resistive to the voltage source 101. Thus, the switch state controller 114 attempts to control the inductor current i_(L) so that the average inductor current i_(L) is linearly and directly related to the line input voltage V_(X)(t). Prodić, Compensator Design and Stability Assessment for Fast Voltage Loops of Power Factor Correction Rectifiers, IEEE Transactions on Power Electronics, Vol. 22, No. 5, September 2007, pp. 1719-1729 (referred to herein as “Prodić”), describes an example of switch state controller 114. The switch state controller 114 supplies the pulse width modulated (PWM) control signal CS₀ to control the conductivity of switch 108. The values of the pulse width and duty cycle of control signal CS_(O) depend on sensing two signals, namely, the line input voltage V_(X)(t) and the capacitor voltage/output voltage V_(C)(t).

switch state controller 114 receives the two voltage signals, the line input voltage V_(X)(t) and the output voltage V_(C)(t), via a wide bandwidth current loop 116 and a slower voltage loop 118. The line input voltage V_(X)(t) is sensed from node 120 between the diode rectifier 103 and inductor 110. The output voltage V_(C)(t) is sensed from node 122 between diode 111 and load 112. The current loop 116 operates at a frequency f_(c) that is sufficient to allow the switch state controller 114 to respond to changes in the line input voltage V_(X)(t) and cause the inductor current i_(L) to track the line input voltage to provide power factor correction. The current loop frequency is generally set to a value between 20 kHz and 130 kHz. The voltage loop 118 operates at a much slower frequency f_(v), typically 10-20 Hz. By operating at 10-20 Hz, the voltage loop 118 functions as a low pass filter to filter an alternating current (AC) ripple component of the output voltage V_(C)(t).

The switch state controller 114 controls the pulse width (PW) and period (TT) of control signal CS₀. Thus, switch state controller 114 controls the nonlinear process of switching power converter 102 so that a desired amount of energy is transferred to capacitor 106. The desired amount of energy depends upon the voltage and current requirements of load 112. To regulate the amount of energy transferred and maintain a power factor close to one, switch state controller 114 varies the period of control signal CS₀ so that the input current i_(L) tracks the changes in input voltage V_(X)(t) and holds the output voltage V_(C)(t) constant. Thus, as the input voltage V_(X)(t) increases, switch state controller 114 increases the period TT of control signal CS₀, and as the input voltage V_(X)(t) decreases, switch state controller 114 decreases the period of control signal CS₀. At the same time, the pulse width PW of control signal CS₀ is adjusted to maintain a constant duty cycle (D) of control signal CS₀, and, thus, hold the output voltage V_(C)(t) constant. In at least one embodiment, the switch state controller 114 updates the control signal CS₀ at a frequency much greater than the frequency of input voltage V_(X)(t). The frequency of input voltage V_(X)(t) is generally 50-60 Hz. The frequency 1/TT of control signal CS₀ is, for example, between 20 kHz and 130 kHz. Frequencies at or above 20 kHz avoid audio frequencies and frequencies at or below 130 kHz avoid significant switching inefficiencies while still maintaining good power factor, e.g. between 0.9 and 1, and an approximately constant output voltage V_(C)(t). Power control system also includes auxiliary power supply 128, which is subsequently discussed in more detail. Auxiliary power supply 128 is the primary power source for providing operating power to switch state controller 114. However, during certain power loss conditions, the auxiliary power supply 128 is unable to provide sufficient operating power to switch state controller 114.

FIG. 2 depicts power control system 100 using voltage sensing. The power control system 100 includes series coupled resistors 202 to sense the input voltage V_(X)(t) and generate an input sense voltage Vsx. The series coupled resistors 202 form a voltage divider, and the input sense voltage Vsx is sensed across the last resistor 204. The voltage divider uses multiple resistors because input voltage V_(X)(t) is generally higher than the voltage rating of individual resistors. Using a series of resistors allows the voltage across each resistor to remain within the voltage rating of the resistors. Using 300 kohm resistors as the first three resistors and a 9 kohm last resistor 204, the input sense voltage is 0.01·V_(X)(t). The output voltage V_(out)(t) is sensed in the same manner using series coupled resistors 206 as a voltage divider to generate an output sense voltage Vso.

FIG. 3 depicts the switch state controller 114 with two analog-to-digital converters (ADCs) 302 and 304. ADCs 302 and 304 convert respective sense voltages Vsx and Vso to respective digital output voltages V_(x)(n) and Vo(n) using a reference voltage V_(REF). The reference voltage V_(REF) can be a bandgap developed voltage reference.

Referring to FIG. 1, power control system 100 has an auxiliary power supply 128 that provides an auxiliary voltage V_(AUX) to switch state controller 114 to provide operational power. Voltage V_(AUX) is, for example, +15V. However, during times when auxiliary power supply 128 cannot deliver sufficient operational power to switch state controller 114, such as at initial start-up or when exiting stand-by modes, the power available from auxiliary power supply 128 is insufficient to allow switch state controller 114 to operate. Thus, there is a need for a secondary power supply.

SUMMARY OF THE INVENTION

In one embodiment of the present invention, an apparatus includes a controller. The controller is configured to operate from an operating voltage generated from at least a first portion of a first sense current. The first sense current is resistively derived from a first voltage sense of a boost-type switching power converter. The controller is also configured to receive at least a second portion of the first sense current and use at least the second portion of the first sense current to control at least one of (i) power factor correction of the switching power converter and (ii) regulation of an output voltage of the switching power converter.

In another embodiment of the present invention, a method includes operating a controller from an operating voltage generated from at least a first portion of a first sense current, wherein the first sense current is resistively derived from a first voltage sense of a boost-type switching power converter. The method also includes receiving in the controller at least a second portion of the first sense current. The method further includes using at least the second portion of the first sense current in the controller to control at least one of (i) power factor correction of the switching power converter and (ii) regulation of an output voltage of the switching power converter.

In a further embodiment of the present invention, an apparatus includes means for operating a controller from an operating voltage generated from at least a first portion of a first sense current, wherein the first sense current is resistively derived from a first voltage sense of a boost-type switching power converter. The apparatus also includes means for receiving in the controller at least a second portion of the first sense current. The apparatus further includes means for using at least the second portion of the first sense current in the controller to control at least one of (i) power factor correction of the switching power converter and (ii) regulation of an output voltage of the switching power converter.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention may be better understood, and its numerous objects, features and advantages made apparent to those skilled in the art by referencing the accompanying drawings. The use of the same reference number throughout the several figures designates a like or similar element.

FIG. 1 (labeled prior art) depicts a power control system.

FIG. 2 (labeled prior art) depicts a power control system with voltage sensing.

FIG. 3 (labeled prior art) depicts a switch state controller of the power control system of FIG. 2 that includes analog-to-digital converters to convert input and output sense voltages into a digital signal.

FIG. 4 depicts a power control system with current sensing.

FIG. 5 depicts a boost converter.

FIG. 6 depicts a current sensing system.

FIG. 7 depicts a resistive impedance for current sensing.

FIG. 8 depicts an analog-to-digital converter.

FIG. 9 depicts a time division based secondary auxiliary power supply.

FIG. 10 depicts a proportional division secondary auxiliary power supply.

DETAILED DESCRIPTION

A power control system and method senses input and/or output voltages using from, for example, input and/or output sense currents of a power supply in order for a switch state controller to generate a control signal to control a switch of a switching power converter. In at least one embodiment, the switch state controller is fabricated as an integrated circuit (IC). In at least one embodiment, the sense current(s) can be used to provide power to the switch state controller. In at least one embodiment, the sense current(s) can provide power to the switch state controller when primary auxiliary power is unavailable or diminished, such as during start-up of the IC. In at least one embodiment, the IC draws more sense current from an input of the power control system than the output of the power control system to, for example, minimize any impact on the output voltage of the power supply. Also, by sensing sense currents, the power control system can eliminate at least one sense resistor used in a voltage sense system. In at least one embodiment, the sense currents can be used to both power the switch state controller and provide sensing of switching converter input and output voltages. The sense currents can be split by time or proportionally to provide both power and feedback to the switch state controller.

FIG. 4 depicts a power control system 400 with current sensing. A full diode bridge AC rectifier 402 rectifies line input voltage V_(in)(t) to generate a rectified input voltage V_(X)(t). In at least one embodiment, the input voltage V_(in)(t) is the same as the input voltage V_(in)(t) in FIG. 1. Boost converter 404 represents one embodiment of a switching power converter that converts the rectified input voltage V_(X)(t) into a direct current (DC) output voltage V_(O)(t) for load 406. In at least one embodiment, the output voltage V_(O)(t) is the same as the output voltage V_(C)(t) of FIG. 1. The value of the output voltage V_(O)(t) depends on the input voltage requirements of load 406. In at least one embodiment, the output voltage V_(O)(t) is approximately 400 V. The switch state controller 408 uses data representing the line input voltage V_(X)(t) and the output voltage V_(O)(t) to generate control signal Cs. In at least one embodiment, the switch state controller is fabricated as an IC. Voltages V_(X)(t) and V_(O)(t) are dropped across respective resistances R₀ and R₁ to generate sense currents i_(X) and i_(O). Sense currents i_(X) and i_(O) respectively represent the line input voltage V_(X)(t) and the output voltage V_(O)(t). As subsequently explained in more detail, a secondary auxiliary power supply 405 generates an operating voltage V_(DD) using one or both of sense currents i_(X) and i_(O). Operating voltage V_(DD) can, for example, be supplied to the same external input, such as an IC pin, that receives the operating voltage V_(AUX), to a different external input of switch state controller 408, or to an internal input of switch state controller 408. Thus, when both auxiliary power supply 410 and secondary auxiliary power supply 405 are supplying power, auxiliary power supply 410 and secondary auxiliary power supply 405 can combine to generate the operating voltage for switch state controller 408. In at least one embodiment, the secondary auxiliary power supply 405 is physically separate from switch state controller 408. In at least one embodiment, the secondary auxiliary power supply 405 is included in the same integrated circuit as switch state controller 408. Exemplary resistances R₀ and R₁ are subsequently discussed in more detail.

The control signal C_(S) can be generated in any of a variety of ways, such as the exemplary ways described in U.S. patent application Ser. No. 11/967,271, entitled “Power Factor Correction Controller With Feedback Reduction”, inventor John L. Melanson, and assignee Cirrus Logic, Inc. (“Melanson I”) and U.S. patent application Ser. No. 11/967,272, entitled “Power Factor Correction Controller With Switch Node Feedback”, inventor John L. Melanson, and assignee Cirrus Logic, Inc. (“Melanson II”). Melanson I and Melanson II are incorporated herein by reference in their entireties. In at least one embodiment, both the input voltage V_(X)(t) and the output voltage V_(O)(t) are sensed using both sense currents i_(X) and i_(O). In at least one embodiment, only one or the other of input voltage V_(X)(t) and output voltage V_(O)(t) are sensed as currents.

FIG. 5 depicts a boost converter 500, which represents one embodiment of boost converter 404. Boost converter 500 includes inductor 110, diode 111, and switch 108 and functions as described with reference to the same components in FIG. 1.

FIG. 6 depicts exemplary current sensing system 600. The input voltage V_(X)(t) is dropped across resistive impedance R₀, and the sense current i_(X) is provided as an input to analog-to-digital converter (ADC) 602. The output voltage V_(O)(t) is dropped across resistive impedance R₁, and the sense current i_(O) is provided as an input to ADC 604. In at least one embodiment, R₀=R₁, and, in another embodiment, R₀ is less than R₁. The implementation and values of resistive impedances R₀ and R₁ are a matter of design choice and are discussed subsequently in more detail. ADC 602 and ADC 604 convert respective sense currents i_(X) and i_(O) into respective digital values i_(X)(n) and i_(O)(n). Signals i_(X)(n) and i_(O)(n) are used by switch state controller 408 to generate control signal Cs as, for example, described in Melanson I and Melanson II.

FIG. 7 depicts an exemplary resistive impedance R, which represents an exemplary embodiment of resistive impedances R₀ and R₁. The voltages across resistive impedances R₀ and R₁ can be larger than the reliability voltage rating of individual resistors. Accordingly, in at least one embodiment, resistive impedance R is implemented with series coupled resistors R_(A), R_(B), and R_(C) to lower the voltage drop across any particular resistor. Resistive impedance R is depicted with three (3) resistors. However, the exact number is a matter of design choice and depends, for example, on the resistor components used to implement resistive impedance R. Resistive impedance R can be implemented using one or more active components (such as FETs), one or more passive components (such as resistors), or both active and resistive components.

FIG. 8 depicts ADC 800, which represents an exemplary embodiment of ADC 602 and ADC 604. The input current i_(in) represents sense current i_(X) for ADC 602 and sense current i_(O) for ADC 604. Current digital-to-analog converter (DAC) 802 provides a DAC reference current i_(REF) to node 804. The difference current i_(D) represents a difference between the input current i_(IN) and the DAC reference current i_(REF). The difference current i_(D) generates a voltage V_(D) across resistor R₃, and the voltage V_(D) is compared to a reference voltage V_(REF), such as +2V by comparator 806. The comparator 806 generates a comparison voltage V_(C) as an input to successive approximation register (SAR) 808. SAR 808 individually controls the conductivity of switches 810-818 of current DAC 802. In at least one embodiment, the current DAC 802 includes current sources 820-828. In at least one embodiment, the value of the output currents of each successive current source doubles the previous output current value. SAR 808 uses, for example, any well-known logic algorithms to generate a digital output signal i(n) representing the analog input signal i_(IN).

FIG. 9 depicts a secondary auxiliary power supply 900 for switch state controller 408. Secondary auxiliary power supply 900 represents one embodiment of secondary auxiliary power supply 405. Referring also to FIG. 4, a primary auxiliary power supply 410 provides an operating voltage, auxiliary voltage V_(AUX), to switch state controller 408. Voltage V_(AUX) is, for example, +15V. However, in at least one embodiment, during certain modes of operation of system power control system 400 and during certain events, such as one or more missed cycles of voltage V_(X)(t), the operating power used by the controller is greater than the power available from the primary auxiliary power supply 410. Thus, during times when auxiliary power supply 410 of power control system 400 is unable to meet the operating power needs of the switch state controller 408 and, thus, is unable to provide an operating voltage to switch state controller 408, such as at initial start-up switch state controller 408 or when exiting stand-by modes, the power available from auxiliary power supply 410 is insufficient to allow switch state controller 408 to operate. The operating voltage is the voltage used by switch state controller 408 to operate. The secondary auxiliary power supply 900 uses the sense currents i_(X) and i_(O) to generate a power supply voltage V_(DD) for switch state controller 408. The secondary auxiliary power supply 900 uses the sense currents i_(X) and i_(O) to generate a power supply voltage V_(DD) for switch state controller 408.

In at least one embodiment, the switch state controller 408 uses sense signals i_(X)(n) and i_(O)(n) only a small fraction of the time during the operation of power control system 400. Switch state controller 408 closes switches (e.g. n-channel CMOS transistors) 902 and 904 using respective control signals C_(SAM0) and C_(SAM1) to sense the sense currents i_(X) and i_(O) from which respective sense current signals i_(X)(n) and i_(O)(n) are generated. Switches 902 and 904 are primarily open. While switches 902 and 904 are open, the sense currents i_(O) and i_(X) are available to charge capacitor 906 through respective diodes 908 and 910. The voltage developed across capacitor 906 is the power supply voltage V_(DD) to provide power to switch state controller 408. The voltage V_(DD) is regulated to, e.g. +15V, by, for example, a Zener diode 912. In at least one embodiment, the voltage V_(DD) is the primary voltage supply for switch state controller 408 during start-up of switch state controller 408 and supplements the power delivered by auxiliary power supply 410 when auxiliary power supply 410 is not capable of supplying sufficient operating power to switch state controller 408. In at least one embodiment, the power delivered by secondary auxiliary power supply 900 is proportional to the output power delivered by power control system 400. The secondary auxiliary power supply 900 can be entirely or partially included within switch state controller 408. For example, in at least one embodiment, all components of the secondary auxiliary power supply 900 except capacitor 906 are included within switch state controller 408.

In at least one embodiment, secondary auxiliary power supply 900 draws more current from the input side of switching power converter 404 than the output side. Generally, drawing more power from the input side causes less fluctuation in the output voltage V_(O)(t). To draw more current from the input side of switching power converter 404, the resistive impedance R₀ is set less than the resistive impedance R₁. In at least one embodiment, R₀ is 10% of R₁, i.e. R₀=0.1 R₁. The values of resistors R₀ and R₁ are matters of design choice. Exemplary, respective values for R₀ and R₁ are 400 kohms and 4 Mohms. The ADC 602 and ADC 604 are still able to provide the sense data to switch state controller 408 to allow switch state controller 408 to properly generate control signal C_(S).

FIG. 10 depicts secondary auxiliary power supply 1000, which represents another embodiment of secondary auxiliary power supply 405. Secondary auxiliary power supply 1000 supplies auxiliary power to switch state controller 408 during at least a portion of the operational time of switch state controller 408, such as when auxiliary power supply 410 cannot provide sufficient power to allow switch state controller 408 to operate. In at least one embodiment, switch state controller 408 uses only a fraction of the energy available from sense currents i_(X) and i_(O) to sense respective voltages V_(X)(t) and V_(O)(t). In at least one embodiment, at least a portion of the remainder of the energy available from sense currents i_(X) and i_(O) is used to power switch state controller 408 when, for example, auxiliary power supply 410 cannot provide sufficient operating power to operate switch state controller 408. Thus, secondary auxiliary power supply 1000 can divide the energy available from sense currents i_(X) and i_(O) to supply operating power to switch state controller 408 and provide feedback sensing of respective voltages V_(X)(t) and V_(O)(t).

In at least one embodiment, secondary auxiliary power supply 1000 has two modes of operation: (1) Start Up Mode and (2) Normal Mode. Referring to FIGS. 4 and 10, in Start Up Mode, auxiliary power supply 410 provides insufficient operating power to switch state controller 408, and secondary auxiliary power supply 1000 provides operating power to switch state controller 408 by using energy from sense current i_(X), sense current i_(O), or both sense currents i_(X) and i_(O). Secondary auxiliary power supply 1000 includes proportional divider circuits 1001 and 1002 to provide operating power to switch state controller 408 during Start Up Mode. During Start Up Mode, all available energy from sense currents i_(X) and i_(O) is transferred by respective proportional divider circuits 1001 and 1002 via diodes 1010 and 1012 to charge capacitor 1014. The sense currents i_(X) and i_(O) charge capacitor 1014 to voltage V_(DD), thus, raising the voltage of node 1008 to the operational voltage V_(DD) of switch state controller 408. The value of capacitor 1014 is a design choice and, in at least one embodiment, is chosen so that energy transfer from power currents i_(XP) and i_(OP) is sufficient to charge capacitor 1014 to voltage V_(DD) and provide sufficient operating power for switch state controller 408 when auxiliary power supply 410 provides insufficient operating power to switch state controller 408.

During Normal Mode, proportional divider circuits 1001 and 1002 proportionately divide respective sense currents i_(X) and i_(O) into (i) respective power currents i_(XP) and i_(OP) to provide power to switch state controller 408, (ii) respective support circuit biasing currents i_(XB) and i_(OB), and (iii) respective measurement currents i_(XM) and i_(OM) to sense respective voltages V_(X)(t) and V_(O)(t). Currents i_(XP) and i_(OP) flow through respective p-channel FET transistors 1018 and 1020 to replace charge consumed by switch state controller 408 by charging capacitor 1014 to maintain voltage V_(DD) at node 1008. Biasing currents i_(XB) and i_(OB) flow through p-channel FET transistors 1022 and 1024 to provide biasing to respective proportional divider circuits 1001 and 1002. Measurement currents i_(XM) and i_(OM) flow through p-channel FET transistors 1026 and 1028 to measure respective voltages V_(X)(t) and V_(O)(t).

The secondary auxiliary power supply 1000 includes resistors R₀ and R₁, which, in at least one embodiment, are respective resistors R₀ and R₁ as described in conjunction with FIGS. 6 and 7. Resistors R₀ and R₁ are connected to respective nodes 1004 and 1006. In at least one embodiment, the secondary auxiliary power supply 1000 is included in the integrated circuit with switch state controller 408, and nodes 1004 and 1006 represent pins of the switch state controller 408. In another embodiment, secondary auxiliary power supply 1000 is physically separate from switch state controller 408, and node 1008 is connected to a pin of switch state controller 408 to provide power to switch state controller 408.

The gates of transistors 1018, 1022, and 1026 are interconnected, and the gates of transistors 1020, 1024, and 1028 are interconnected. The voltage V_(GX) applied to gates of transistors 1018, 1022, and 1026 controls the flow of current in proportional divider circuit 1001 during Start Up Mode and Normal Mode. The voltage V_(GO) applied to gates of transistors 1020, 1024, and 1028 controls the flow of current in proportional divider circuit 1002 during Start Up Mode and Normal Mode. Voltages V_(GX) and V_(GO) are controlled by the state of respective analog multiplexers 1030 and 1032.

The analog multiplexers 1030 and 1032 are 2 input/1 output analog multiplexers with respective select signals SEL_(X) and SEL_(O). The two input signals of analog multiplexers 1030 and 1032 are voltages V_(DD) and V_(BIAS). The respective outputs of analog multiplexers 1030 and 1032 are voltages V_(GX) and V_(GO). When not operating in Normal Mode, the state of select signals SEL_(X) and SEL_(O) is set to select voltage V_(DD). Thus, during Start Up Mode, voltages V_(GX) and V_(GO) equal voltage V_(DD). Driving the gates of transistors 1018, 1022, and 1026 and 1020, 1024, and 1028 to voltage V_(DD) effectively turns transistors 1018, 1022, and 1026 and 1020, 1024, and 1028 “OFF”, i.e. nonconductive. Sense currents i_(X) and i_(O) charge respective nodes 1004 and 1006. Once the voltage at nodes 1004 and 1006 exceeds voltage V_(DD) by the forward bias voltage V_(BE) of diodes 1010 and 1012, diodes 1010 and 1012 conduct. With transistors 1018, 1022, and 1026 and 1020, 1024, and 1028 “off” and diodes 1010 and 1012 “ON”, i.e. conducting, power current i_(XP) equals sense current ix, and power current i_(OP) equals sense current i_(O). The power currents i_(XP) and i_(OP) provided to node 1008 charge capacitor 1014 to voltage V_(DD). Zener diode 1016 limits the voltage across capacitor 1014 to voltage V_(DD).

During Start Up Mode, transistors 1018, 1022, and 1026 and 1020, 1024, and 1028 remain OFF since the gate-to-source voltages V_(GS) of transistors 1018, 1022, and 1026 and 1020, 1024, and 1028 is below the voltage sum of V_(TH)+V_(ON). “V_(TH)” represents the threshold voltage of transistors 1018, 1022, and 1026 and 1020, 1024, and 1028, and “V_(ON)” represents the voltage above the threshold voltage V_(TH). In at least one embodiment, the threshold voltage V_(TH) is at least 0.7 V, and voltage VON is 100-200 mV. If (V_(TH)+V_(ON))<V_(BE), transistors 1018, 1022, and 1026 and 1020, 1024, and 1028 are conductive, and the sense currents i_(X) and i_(O) will be shared between respective transistors 1018, 1022, and 1026 and 1020, 1024, and 1028 and respective diodes 1010 and 1012. In at least one embodiment, the geometries of transistors 1018, 1022, and 1026, transistors 1020, 1024, and 1028, and diodes 1010 and 1012 cause respective power currents i_(XP) and i_(OP) to exceed measurement currents i_(XM) and i_(OM) and bias currents i_(XB) and i_(OB). In at least one embodiment, respective power currents i_(XP) and i_(OP) are approximately 90% of sense currents i_(X) and i_(O).

During Normal Mode, the state of multiplexer select signals SEL_(X) and SEL_(O) selects voltage V_(BIAS) as the voltage for gate voltages V_(GX) and V_(GO). In at least one embodiment, the value of voltage V_(BIAS) causes sense currents i_(X) and i_(O) to only flow through transistors 1018, 1022, and 1026 and 1020, 1024, and 1028. The current flowing through transistors 1018, 1022, and 1026 and 1020, 1024, and 1028 is proportionally split between respective power currents i_(XP) and i_(OP), bias currents i_(XB) and i_(OB), and measurement currents i_(XM) and i_(OM).

The current division proportions are a function of the physical dimensions of respective transistors 1018, 1022, and 1026 and 1020, 1024, and 1028. In at least one embodiment, the ratio of physical geometries and, thus, the current division proportions allows a majority of the sense currents i_(X) and i_(O) to flow through respective transistors 1018 and 1020 to continue supplying energy to charge capacitor 1014 at node 1008. The remaining current, i.e. i_(X)−i_(XP), in proportional divider circuit 1001 is divided between transistors 1022 and 1026. The remaining current, i.e. i_(O)−i_(OP), in proportional divider circuit 1002 is divided between transistors 1024 and 1028. In at least one embodiment, the physical dimensions of transistor 1018 is greater than the physical dimensions of transistor 1026, and the physical dimensions of transistor 1026 is greater than the physical dimensions of transistor 1022. Thus, the measurement current i_(XM) is greater than the bias current i_(XB). In at least one embodiment, the physical dimensions of transistor 1020 is greater than the physical dimensions of transistor 1028, and the physical dimensions of transistor 1028 is greater than the physical dimensions of transistor 1024. Thus, the measurement current i_(OM) is greater than the bias current i_(OB).

The accuracy of current division by proportional divider circuits 1001 and 1002 is determined by the ability of the respective drain bias regulators 1034 and 1036 to maintain the drains of respective transistors 1022 and 1026 at voltage V_(DD). Bias current i_(XB) flows through p-channel FET 1038 to the diode connected n-channel FET 1040. Transistor 1040 along with n-channel FET 1042 form a current mirror whose output current i_(XP) at the drain of transistor 1042 equals a scaled version of bias current i_(XB). The drain current of transistor 1042 is presented to the diode connected p-channel FET 1044 to generate a cascode bias for driving transistor 1038 and p-channel FET 1046. The bias forces the drain voltages of transistors 1022 and 1026 to voltage V_(DD), which matches the drain voltage of transistor 1018. Bias current i_(OB) flows through p-channel FET 1048 to the diode connected n-channel FET 1050. Transistor 1050 along with n-channel FET 1052 form a current mirror whose output current i_(OP) at the drain of transistor 1052 equals a scaled version of bias current i_(OB). The drain current of transistor 1052 is presented to the diode connected p-channel FET 1054 to generate a cascode bias for driving transistor 1048 and p-channel FET 1056. The bias forces the drain voltages of transistors 1024 and 1028 to voltage V_(DD), which matches the drain voltage of transistor 1020. Thus, drain bias regulators 1034 and 1036 provide the voltages used to cause respective proportional divider circuits 1001 and 1002 to proportionately divide respective sense currents i_(X) and i_(O) into power, measurement, and support bias currents.

Voltage bias regulator 1058 generates voltage V_(BIAS) during the Normal Mode so that all of sense currents i_(X) and i_(O) flow through respective transistors 1018, 1022, and 1026 and 1020, 1024, and 1028, i.e. i_(X)=i_(XP)+i_(XB)+i_(XM) and i_(O)=ilp+i_(OB)+i_(OM). To reverse bias diodes 1010 and 1012 during Normal Mode, the respective voltages at nodes 1004 and 1006 is less than V_(BE) of diodes 1010 and 1012 with reference to voltage V_(DD). To achieve current flow through transistors 1018, 1022, and 1026 and 1020, 1024, and 1028, the source to drain voltage of transistors 1018, 1022, and 1026 and 1020, 1024, and 1028 is larger than voltage V_(ON), and voltage V_(ON) is the voltage above the threshold voltage V_(TH) of transistors 1018, 1022, and 1026 and 1020, 1024, and 1028.

Typically, voltage VON is 100-200 mV. Thus, ideally, voltage V_(BIAS) is set equal to the threshold voltage V_(TH) of transistors 1018, 1022, and 1026 and 1020, 1024, and 1028. However, in reality, the difference between the threshold voltage V_(TH) and the diode forward bias voltage V_(BE) is generally <+/−200 mV. If the voltage VON is greater than or equal to 100 mV and less than or equal to 200 mV, then a bipolar device of junction diode referenced to voltage V_(DD) can be used to generate voltage V_(BIAS). The bias voltage V_(BIAS) is, thus, the voltage difference of V_(DD)−V_(BE). When the voltage V_(BIAS) is applied to the gates of transistors 1018, 1022, and 1026 and 1020, 1024, and 1028, the source of transistors 1018, 1022, and 1026 and 1020, 1024, and 1028 is forced to V_(DD)−V_(BE)+V_(TH)+V_(ON).

Thus, in at least one embodiment, the voltage bias regulator 1058 includes a diode connected bipolar junction transistor 1060 with an emitter connected to a current source 1062. The voltage V_(BIAS) is the emitter voltage of transistor 1060.

Input converter 1064 receives measurement current i_(XM) and converts the measurement current i_(XM) into a signal representing voltage V_(X)(t). Output converter 1064 can be any conversion circuit such as ADC 800, a current to voltage converter, or an analog conversion circuit. Output converter 1066 receives measurement current i_(OM) and converts the measurement current i_(OM) into a signal representing voltage V_(O)(t). Output converter 1066 can be any conversion circuit such as ADC 800, a current to voltage converter, or an analog conversion circuit.

Thus, a power control system and method senses feedback input and/or output currents of a power supply in order for an integrated circuit (IC) switch state controller to generate a control signal to control a switch of a switching power converter. In at least one embodiment, the sense currents can be used to both power the switch state controller and provide sensing of switching converter input and output voltages. The sense currents can be split by time or proportionally to provide both power and sensing to the switch state controller.

Although the present invention has been described in detail, it should be understood that various changes, substitutions and alterations can be made hereto without departing from the spirit and scope of the invention. 

1. An apparatus comprising: a controller, wherein the controller is configured to: operate from an operating voltage generated from at least a first portion of a first sense current, wherein the first sense current is resistively derived from a first voltage sense of a boost-type switching power converter; receive at least a second portion of the first sense current; and use at least the second portion of the first sense current to control at least one of (i) power factor correction of the switching power converter and (ii) regulation of an output voltage of the switching power converter.
 2. The apparatus of claim 1 further comprising: a secondary auxiliary power supply having a first input to receive at least the first portion of the first sense current, wherein the secondary auxiliary power supply is configured to generate the operating voltage from at least the first portion of the first sense current.
 3. The apparatus of claim 2 wherein the secondary auxiliary power supply and the controller comprise components included in an integrated circuit.
 4. The apparatus of claim 2 further comprising: an input to receive power from a primary auxiliary power supply, wherein the secondary auxiliary power supply provides operating power to the controller when the operating power used by the controller is greater than the power available from the primary auxiliary power supply.
 5. The apparatus of claim 4 wherein the operating power used by the controller is greater than the power available from the primary auxiliary power supply during at least one of: (i) start-up of the controller and (ii) when an alternating current input voltage to the primary auxiliary power supply misses one or more cycles.
 6. The apparatus of claim 4 wherein the secondary auxiliary power supply provides sole operating power to the controller when the operating power used by the controller is greater than the power available from the primary auxiliary power supply.
 7. The apparatus of claim 4 wherein the secondary and primary auxiliary power supplies collectively generate the operating voltage during a normal operational mode of the controller.
 8. The apparatus of claim 1 wherein: the first sense current is resistively derived from an input voltage of the switching power converter and the controller is configured to use at least a second portion of the first sense current to control the power factor correction of the switching power converter; the controller is further configured to operate from an operating voltage generated from at least the first portion of the first sense current and at least a first portion of a second sense current resistively derived from a second voltage sense of the switching power converter; and the controller further includes a second input to receive at least a second portion of the second sense current and the controller is configured to use at least the second portion of the second sense current to control the regulation of the output voltage of the switching power converter.
 9. The apparatus of claim 8 wherein the controller includes a first converter to convert at least the second portion of the first sense current into data representing the input voltage of the switching power converter and a second converter to convert at least the second portion of the second sense current into data representing the output voltage of the switching power converter, and the apparatus further comprises: a first sense current proportional divider circuit coupled to the controller to provide the second portion of the first sense current to the first converter for sensing the input voltage of the switching power converter; and a second sense current proportional divider circuit coupled to the controller to provide the second portion of the second sense current to the second converter for sensing the output voltage of the switching power converter; wherein the first and second proportional divider circuits are configured to generate the operating voltage from the first portions of the first and second sense currents.
 10. The apparatus of claim 8 wherein the controller comprises: a first converter to convert the first sense current into data representing the input voltage of the switching power converter; and a second converter to convert the second sense current into data representing the output voltage of the switching power converter; wherein the apparatus further comprises: first circuitry coupled to the controller to provide the first sense current to the first converter for sensing the input voltage of the switching power converter and to at least contribute to generation of the operating voltage for the controller during non-overlapping periods of time; and second circuitry coupled to the controller to provide the second sense current to the second converter for sensing the output voltage of the switching power converter and to at least contribute to generation of the operating voltage for the controller during non-overlapping periods of time.
 11. The apparatus of claim 1 further comprising: a secondary auxiliary power supply having a first input to receive at least the first portion of the first sense current and at least a first portion of a second sense current, wherein the second sense current is resistively derived from a second voltage sense of the boost-type switching power converter and the secondary auxiliary power supply is configured to generate the operating voltage from at least the first portions of the first and second sense currents.
 12. The apparatus of claim 11 further comprising: a first resistive circuit, coupled between the switching power converter and the controller and coupled between the input of the switching power converter and the secondary auxiliary power supply, to provide resistance to the first sense current; and a second resistive circuit, coupled between the switching power converter and the controller and coupled between the input of the switching power converter and the secondary auxiliary power supply, to provide resistance to the second sense current.
 13. The apparatus of claim 12 wherein the second resistive circuit has a greater resistance than the first resistive circuit.
 14. The apparatus of claim 1 wherein the first sense current is a member of a group consisting of: a sense current resistively derived from an input voltage to the switching power converter and a sense current resistively derived from the output voltage of the switching power converter.
 15. The apparatus of claim 1 further comprising the switching power converter, wherein the switching power converter is coupled to the controller.
 16. The apparatus of claim 1 wherein the controller is further configured to use at least the second portion of the first sense current to generate a switch control signal to control a switch of the switching power converter to control at least one of (i) power factor correction of the switching power converter and (ii) regulation of an output voltage of the switching power converter to control.
 17. A method comprising: operating a controller from an operating voltage generated from at least a first portion of a first sense current, wherein the first sense current is resistively derived from a first voltage sense of a boost-type switching power converter; receiving in the controller at least a second portion of the first sense current; and using at least the second portion of the first sense current in the controller to control at least one of (i) power factor correction of the switching power converter and (ii) regulation of an output voltage of the switching power converter.
 18. The method of claim 17 further comprising: receiving in a secondary auxiliary power supply at least the first portion of the first sense current; and generating, with the secondary auxiliary power supply, the operating voltage from at least the first portion of the first sense current.
 19. The method of claim 18 further comprising: providing operating power to the controller from the secondary auxiliary power supply when operating power used by the controller is greater than power available from a primary auxiliary power supply.
 20. The method of claim 19 wherein the operating power used by the controller is greater than the power available from the primary auxiliary power supply during at least one of: (i) start-up of the controller and (ii) when an alternating current input voltage to the primary auxiliary power supply misses one or more cycles.
 21. The method of claim 19 further comprising: providing sole operating power to the controller from the secondary auxiliary power supply when the operating power used by the controller is greater than the power available from the primary auxiliary power supply.
 22. The method of claim 17 further comprising: operating the controller from the operating voltage generated by (i) a secondary auxiliary power supply from at least a first portion of the first sense current and (ii) a primary auxiliary power supply.
 23. The method of claim 17 further comprising: operating the controller from an operating voltage generated from one or more sense currents including the first sense current during a start up mode of the controller, wherein each sense current is resistively derived from a respective voltage sense of the boost-type switching power converter.
 24. The method of claim 17 wherein using at least the second portion of the first sense current further comprises determining a switch control signal to control a switch of a switching power converter, wherein the switch controls input current to the switching power converter.
 25. The method of claim 17 wherein using at least the second portion of the first sense current further comprises using at least the second portion of the first sense current to control power factor correction of the switching power converter, the method further comprising: operating the controller at least some times from an operating voltage generated from at least the first portion of the first sense current and a first portion of a second sense current, wherein the second sense current is resistively derived from a second voltage sense of the switching power converter; receiving in the controller at least a second portion of the second sense current; and using at least the second portion of the second sense current to control regulation of the output voltage of the switching power converter.
 26. The method of claim 25 further comprising: converting at least the second portion of the first sense current into data representing the input voltage of the switching power converter; converting at least the second portion of the second sense current into data representing the output voltage of the switching power converter; providing the second portion of the first sense current to the first converter for sensing the input voltage of the switching power converter; providing the second portion of the second sense current to the second converter for sensing the output voltage of the switching power converter; and generating the operating voltage from the first portions of the first and second sense currents.
 27. The method of claim 25 further comprising: providing the first sense current to a first converter of the controller for sensing the input voltage of the switching power converter and providing the first sense current to an auxiliary power supply for generating the operating voltage during non-overlapping periods of time; and providing the second sense current to a second converter of the controller for sensing the output voltage of the switching power converter and providing the first sense current to the auxiliary power supply for generating the first power supply voltage during non-overlapping periods of time.
 28. The method of claim 25 wherein the first sense current has a greater magnitude than the second sense current.
 29. The method of claim 17 further comprising: receiving in a secondary auxiliary power supply at least the first portion of the first sense current and at least a first portion of a second sense current, wherein the second sense current is resistively derived from a second voltage sense of the boost-type switching power converter and the secondary auxiliary power supply is configured to generate the operating voltage from at least the first portions of the first and second sense currents.
 30. The method of claim 17 further comprising: providing a first portion of the first sense current to a first converter for sensing the input voltage of the switching power converter while providing a second portion of the first sense current to a secondary auxiliary power supply for generating the operating voltage.
 31. The method of claim 17 wherein the first sense current is a member of a group consisting of: a sense current resistively derived from an input voltage to the switching power converter and a sense current resistively derived from the output voltage of the switching power converter.
 32. An apparatus comprising: means for operating a controller from an operating voltage generated from at least a first portion of a first sense current, wherein the first sense current is resistively derived from a first voltage sense of a boost-type switching power converter; means for receiving in the controller at least a second portion of the first sense current; and means for using at least the second portion of the first sense current in the controller to control at least one of (i) power factor correction of the switching power converter and (ii) regulation of an output voltage of the switching power converter. 